

# MOSTEK®

## 32,768x1-BIT DYNAMIC RAM

### MK4332(D)-3

#### FEATURES

- Utilizes two industry standard MK 4116 devices in an 18-pin package configuration
- 200ns access time, 375ns cycle (MK 4116-3)
- Separate RAS, CAS Clocks
- ± 10% tolerance on all power supplies (+12V,±5V)
- Low power: 482mW active, 40mW standby (max)
- Output data controlled by  $\overline{\text{CAS}}$  and unlatched at end of cycle to allow two dimensional chip selection and extended page boundary
- Common I/O capability using "early write" operation
- Read-Modify-Write,  $\overline{\text{RAS}}$ -only refresh, and Page-mode capability
- All inputs TTL compatible, low capacitance, and protected against static charge
- 128 refresh cycles for each MK 4116 device in the dual density configuration
- Pin compatible to MK 4116 and MK 4164

#### DESCRIPTION

The MK 4332 is a new generation MOS dynamic random access memory circuit organized as 32,768 words by 1 bit. As a state-of-the-art MOS memory device, the MK4332 (32K RAM) incorporates advanced circuit techniques designed to provide wide operating margins, both internally and to the system user


The technology used to fabricate the MK 4332 is MOSTEK's double-poly, N-channel silicon gate, POLY II<sup>®</sup> process. This process, coupled with the use of a single transistor dynamic storage cell, provides the maximum possible circuit density and reliability, while maintaining high performance capability. The use of dynamic circuitry throughout, including sense amplifiers, assures that power

dissipation is minimized without any sacrifice in speed or operating margin. These factors combine to make the MK 4332 a truly superior RAM product.


Multiplexed address inputs (a feature pioneered by MOSTEK for its 4K RAMS) permits the MK 4332 to be packaged in a standard 18-pin DIP. This standard package configuration, is compatible with widely available automated testing and insertion equipment, and it provides the highest possible system bit densities and simplifies system upgrade from 16K to 64K RAMs for new generation applications. Non-critical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

DYNAMIC RAMS

#### FUNCTIONAL DIAGRAM



#### PIN CONNECTIONS



#### PIN NAMES

PIN NAME	FUNCTION
A <sub>0</sub> -A <sub>6</sub>	ADDRESS INPUTS
CAS	COLUMN ADDRESS STROBE
DIN	DATA IN
DOUT	DATA OUT
RAS	ROW ADDRESS STROBE
WRITE	READ/WRITE INPUT
V <sub>BB</sub>	POWER (-5V)
V <sub>CC</sub>	POWER (+5V)
V <sub>DD</sub>	POWER (+12V)
V <sub>SS</sub>	GROUND

## ABSOLUTE MAXIMUM RATINGS\*

Voltage on any pin relative to $V_{BB}$ .....	-0.5V to +20V
Voltage on $V_{DD}$ , $V_{CC}$ supplies relative to $V_{SS}$ .....	-1.0V to +15.0V
$V_{BB}-V_{SS}$ ( $V_{DD}-V_{SS}>0V$ ) .....	0V
Operating temperature, $T_A$ (Ambient) .....	0°C to + 70°C
Storage temperature (Ambient) .....	-65°C to + 150°C
Short circuit output current .....	50mA
Power dissipation .....	1 Watt

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS<sup>6</sup>

(0°C ≤  $T_A$  ≤ 70°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	$V_{DD}$	10.8	12.0	13.2	Volts	2
	$V_{CC}$	4.5	5.0	5.5	Volts	2,3
	$V_{SS}$	0	0	0	Volts	2
	$V_{BB}$	-4.5	-5.0	-5.7	Volts	2
Input High (Logic 1) Voltage, $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WRITE}$	$V_{IH}$	2.4	—	7.0	Volts	2
Input High (Logic 1) Voltage, all inputs except $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WRITE}$	$V_{IH}$	2.2	—	7.0	Volts	2
Input Low (Logic 0) Voltage, all inputs	$V_{IL}$	-1.0	—	.8	Volts	2

## DC ELECTRICAL CHARACTERISTICS

(0°C ≤  $T_A$  ≤ 70°C) ( $V_{DD} = 12.0V \pm 10\%$ ;  $V_{CC} = 5.0V \pm 10\%$ ;  $-5.7V \leq V_{BB} \leq -4.5V$ ;  $V_{SS} = 0V$ )

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT Average power supply operating current ( $\overline{RAS}$ , $\overline{CAS}$ cycling; $t_{RC} = t_{RC} \text{ Min}$ )	$I_{DD1}$		36.5	mA	4,19
	$I_{CC1}$			5	
	$I_{BB1}$		300	μA	19
STANDBY CURRENT Power supply standby current ( $\overline{RAS} = V_{IH}$ , $D_{OUT} = \text{High Impedance}$ )	$I_{DD2}$		3.0	mA	
	$I_{CC2}$	-20	20	μA	
	$I_{BB2}$		200	μA	
REFRESH CURRENT Average power supply current, refresh mode ( $\overline{RAS}$ cycling, $\overline{CAS} = V_{IH}$ ; $t_{RC} = t_{RC} \text{ Min}$ )	$I_{DD3}$		26.5	mA	4, 19
	$I_{CC3}$	-20	20	μA	
	$I_{BB3}$		300	μA	19
PAGE MODE CURRENT Average power supply current, page-mode operation ( $\overline{RAS} = V_{IL}$ , $\overline{CAS}$ cycling; $t_{PC} = t_{PC} \text{ Min}$ )	$I_{DD4}$		28.5	mA	4,19
	$I_{CC4}$			5	
	$I_{BB4}$		300	μA	19
INPUT LEAKAGE Input leakage current, any input ( $V_{BB} = -5V$ , $0V \leq V_{IN} \leq +7.0V$ , all other pins not under test = 0 volts)	$I_{I(L)}$	-20	20	μA	
OUTPUT LEAKAGE Output leakage current ( $D_{OUT}$ is disabled, $0V \leq V_{OUT} \leq +5.5V$ )	$I_{O(L)}$	-20	20	μA	
OUTPUT LEVELS Output high (Logic 1) voltage ( $I_{OUT} = -5mA$ )	$V_{OH}$	2.4		Volts	3
	$V_{OL}$		0.4	Volts	

### NOTES:

- $T_A$  is specified here for operation at frequencies to  $t_{RC} \geq t_{RC} \text{ (min)}$ . Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible, however, provided AC operating parameters are met. See figure 1 for derating curve.
- All voltages referenced to  $V_{SS}$ .
- Output voltage will swing from  $V_{SS}$  to  $V_{CC}$  when activated with no current loading. For purposes of maintaining data in standby

mode,  $V_{CC}$  may be reduced to  $V_{SS}$  without affecting refresh operations or data retention. However, the  $V_{OH} \text{ (min)}$  specification is not guaranteed in this mode.

- $I_{DD1}$ ,  $I_{DD3}$ , and  $I_{DD4}$  depend on cycle rate. See figures 2,3, and 4 for  $I_{DD}$  limits at other cycle rates.
- $I_{CC1}$  and  $I_{CC4}$  depend upon output loading. During readout of high level data  $V_{CC}$  is connected through a low impedance (135 Ω typ) to data out. At all other times  $I_{CC}$  consists of leakage currents only.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (6,7,8)**  
 (0 °C ≤ T<sub>A</sub> ≤ 70 °C)<sup>1</sup> (V<sub>DD</sub> = 12.0V ± 10%; V<sub>CC</sub> = 5.0V ± 10%, V<sub>SS</sub> = 0V, -5.7V ≤ V<sub>BB</sub> ≤ -4.5V)

PARAMETER	SYMBOL	MK 4332		UNITS	NOTES
		MIN	MAX		
Random read or write cycle time	t <sub>RC</sub>	375		ns	9
Read-write cycle time	t <sub>RWC</sub>	375		ns	9
Read modify write cycle time	t <sub>RMW</sub>	405		ns	9
Page mode cycle time	t <sub>PC</sub>	225		ns	9
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		200	ns	10,12
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		135	ns	11,12
Output buffer turn-off delay	t <sub>OFF</sub>	0	50	ns	13
Transition time (rise and fall)	t <sub>T</sub>	3	50	ns	8
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	120		ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	200	10,000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	135		ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	200		ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	135	10,000	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	25	65	ns	14
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	-20		ns	
Row Address set-up time	t <sub>ASR</sub>	0		ns	
Row Address hold time	t <sub>RAH</sub>	25		ns	
Column Address set-up time	t <sub>ASC</sub>	-10		ns	
Column Address hold time	t <sub>CAH</sub>	55		ns	
Column Address hold time referenced to $\overline{\text{RAS}}$	t <sub>AR</sub>	120		ns	
Read command set-up time	t <sub>RCS</sub>	0		ns	
Read command hold time	t <sub>RCH</sub>	0		ns	
Write command hold time	t <sub>WCH</sub>	55		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	t <sub>WCR</sub>	120		ns	
Write command pulse width	t <sub>WP</sub>	55		ns	
Write command to $\overline{\text{RAS}}$ lead time	t <sub>RWL</sub>	70		ns	
Write command to $\overline{\text{CAS}}$ lead time	t <sub>CWL</sub>	70		ns	
Data-in set-up time	t <sub>DS</sub>	0		ns	15
Data-in hold time	t <sub>DH</sub>	55		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	t <sub>DHR</sub>	120		ns	
$\overline{\text{CAS}}$ precharge time (for page-mode cycle only)	t <sub>CP</sub>	80		ns	
Refresh period	t <sub>REF</sub>		2	ms	
WRITE command set-up time	t <sub>WCS</sub>	-20		ns	16
$\overline{\text{CAS}}$ to WRITE delay	t <sub>CWD</sub>	80		ns	16
$\overline{\text{RAS}}$ to WRITE delay	t <sub>RWD</sub>	145		ns	16

NOTES (Continued)

- Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- AC measurements assume t<sub>T</sub> = 5ns.
- V<sub>IHC</sub> (min) or V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IHC</sub> or V<sub>IH</sub> and V<sub>IL</sub>.
- The specifications for t<sub>RC</sub> (min), t<sub>RMW</sub> (min) and t<sub>RWC</sub> (min) are used only to indicate cycle time at which proper operation over the full temperature range (0 °C ≤ T<sub>A</sub> ≤ 70 °C) is assured.
- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max). If t<sub>RCD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> will increase by the amount that t<sub>RCD</sub> exceeds the value shown.
- Assumes that t<sub>RCD</sub> > t<sub>RCD</sub> (max).
- Measured with a load equivalent to 2 TTL loads and 100pF.
- t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- Operation within the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
- t<sub>WCS</sub>, t<sub>CWD</sub> and t<sub>RWD</sub> are restrictive operating parameters in read-write and read-modify-write cycles only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- Effective capacitance calculated from the equation C = I<sub>DL</sub> / ΔV with ΔV = 3 volts and power supplies at nominal levels.
- $\overline{\text{CAS}} = V_{IHC}$  to disable DOUT.
- One 16K RAM is active while the other is in standby mode.

DYNAMIC RAMS

# AC ELECTRICAL CHARACTERISTICS

(0°C ≤ T<sub>A</sub> ≤ 70°C) (V<sub>DD</sub> = 12.0V ± 10%; V<sub>SS</sub> = 0V; -5.7V ≤ V<sub>BB</sub> ≤ -4.5V)

PARAMETER	SYMBOL	TYP	MAX	UNITS	NOTES
Input Capacitance (A <sub>0</sub> –A <sub>6</sub> ), DIN	C <sub>I1</sub>	8	10	pF	17
Input Capacitance $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ ,	C <sub>I2</sub>	8	10	pF	17
Output Capacitance (D <sub>OUT</sub> )	C <sub>O</sub>	10	14	pF	17, 18
Input Capacitance $\overline{\text{WRITE}}$	C <sub>I3</sub>	16	20	pF	17

## AC Characteristics and Timing Diagrams of MK4116-3.




Fig. 1 Maximum ambient temperature versus cycle rate for extended frequency operation. T<sub>A</sub> (max) for operation at cycling rates greater than 2.66 MHz (t<sub>CYC</sub> < 375ns) is determined by T<sub>A</sub> (max) °C = 70 - 9.0 × (cycle rate MHz - 2.66) for -3.




Fig. 2 Maximum I<sub>DD1</sub> versus cycle rate for device operation at extended frequencies. I<sub>DD1</sub> (max) curve is defined by the equation:

$$I_{DD1}(\text{max}) \text{ mA} = 10 + 9.4 \times \text{cycle rate [MHz]} \text{ for } -3$$




Fig. 3 Maximum I<sub>DD3</sub> versus cycle rate for device operation at extended frequencies. I<sub>DD3</sub> (max) curve is defined by the equation:

$$I_{DD3}(\text{max}) \text{ mA} = 10 + 6.5 \times \text{cycle rate [MHz]} \text{ for } -3$$






Fig. 4 Maximum I<sub>DD4</sub> versus cycle rate for device operation in page mode. I<sub>DD4</sub> (max) curve is defined by the equation:

$$I_{DD4}(\text{max}) \text{ mA} = 10 + 3.75 \times \text{cycle rate [MHz]} \text{ for } -3$$

# READ CYCLE




# WRITE CYCLE (EARLY WRITE)




DYNAMIC RAMS

# READ-WRITE/READ-MODIFY-WRITE CYCLE




# "RAS-ONLY" REFRESH CYCLE


NOTE: CAS = V<sub>IHC</sub>, WRITE = Don't Care



## PAGE MODE READ CYCLE



## PAGE MODE WRITE CYCLE



DYNAMIC RAMS

## DESCRIPTION (continued)

System oriented features include  $\pm 10\%$  tolerance on all power supplies, direct interfacing capability with high performance logic families such as Schottky TTL, maximum input noise immunity to minimize "false triggering" of the inputs (a common cause of soft errors), on-chip address and data registers which eliminate the need for interface registers, and two chip select methods. The MK 4332 also incorporates several flexible timing/operating modes. In addition to the usual read, write, and read-modify-write cycles, the MK 4332 is capable of delayed write cycles, page-mode operation and RAS-only refresh. Proper control of the clock inputs (RAS, CAS and WRITE) allows common I/O capability, two dimensional chip selection, and extended page boundaries (when operating in page mode).

## ADDRESSING

User access of a unique memory location is accomplished by multiplexing 14 address bits onto 7 address inputs and by proper control of the RAS and CAS clocks in a manner identical to operation of the MK 4116 in a memory array board. The 14 address bits required to decode 1 of the 16,384 cell locations within each MK 4116 are multiplexed onto the 7 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks. The first clock, the Row Address Strobe (RAS), latches the 7 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 7 column address bits into the chip. Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the CAS clock sequence are inhibited until the occurrence of a delayed signal derived from the RAS clock chain. This "gated CAS" feature allows the CAS clock to be externally activated as soon as the Row Address Hold Time specification ( $t_{RAH}$ ) has been satisfied and the address inputs have been changed from Row address to Column address information.

Note that CAS can be activated at any time after  $t_{RAH}$  and it will have no effect on the worst case data access time ( $t_{RAC}$ ) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing endpoints result from the internal gating of CAS which are called  $t_{RCD}$  (min) and  $t_{RCD}$  (max). No data storage or reading errors will result if CAS is applied to the MK 4332 at a point in time beyond the  $t_{RCD}$  (max) limit. However, access time will then be determined exclusively by the access time from CAS ( $t_{CAC}$ ) rather than from RAS ( $t_{RAC}$ ), and access time from RAS will be lengthened by the amount that  $t_{RCD}$  exceeds the  $t_{RCD}$  (max) limit.

## DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The later of the signals (WRITE or CAS) to make its negative transition is the strobe for the Data In ( $D_{IN}$ ) register. This permits

several options in the write cycle timing. In a write cycle, if the WRITE input is brought low (active) prior to CAS, the  $D_{IN}$  is strobed by CAS, and the set-up and hold times are referenced to CAS. If the input data is not available at CAS time or if it is desired that the cycle be a read-write cycle, the WRITE signal will be delayed until after CAS has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than CAS. (To illustrate this feature,  $D_{IN}$  is referenced to WRITE in the timing diagrams depicting the read-write and page-mode write cycles while the "early write" cycle diagram shows  $D_{IN}$  referenced to CAS). Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which CAS is active (low). Data read from the selected cell will be available at the output within the specified access time.

## DATA OUTPUT CONTROL

The normal condition of the Data Output ( $D_{OUT}$ ) of the MK 4332 is the high impedance (open-circuit) state. That is to say, anytime CAS is at a high level, the  $D_{OUT}$  pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle.  $D_{OUT}$  will remain valid from access time until CAS is taken back to the inactive (high level) condition.

Since the outputs to both 16K devices are tied together, care must be taken with the timing relationships of the two devices. Both devices cannot be activated at the same time as a data output conflict can occur.

If the memory cycle in progress is a read, read-modify write, or a delayed write cycle, then the data output will go from the high impedance state to the active condition, and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. Once having gone active, the output will remain valid until CAS is taken to the precharge (logic 1) state, whether or not RAS goes into precharge.

If the cycle in progress is an "early-write" cycle (WRITE active before CAS goes active), then the output pin will maintain the high impedance state throughout the entire cycle. Note that with this type of output configuration, the user is given full control of the  $D_{OUT}$  pin simply by controlling the placement of WRITE command during a write cycle, and the pulse width of the Column Address Strobe during read operations. Note also that even though data is not latched at the output, data can remain valid from access time until the beginning of a subsequent cycle without paying any penalty in overall memory cycle time (stretching the cycle).

This type of output operation results in some very significant system implications.

**Common I/O Operation** — If all write operations are handled in the "early write" mode, then  $D_{IN}$  can be connected directly to  $D_{OUT}$  for a common I/O data bus.

**Data Output Control** —  $D_{OUT}$  will remain valid during a read cycle from  $t_{CAC}$  until CAS goes back to a high level (precharge), allowing data to be valid from one cycle up until a new memory cycle begins



with no penalty in cycle time. This also makes the  $\overline{\text{RAS}}/\overline{\text{CAS}}$  clock timing relationship very flexible.

**Two Methods of Chip Selection** — Since  $\overline{\text{DOUT}}$  is not latched,  $\overline{\text{CAS}}$  is not required to turn off the outputs of unselected memory devices in a matrix. This means that both  $\overline{\text{CAS}}$  and/or  $\overline{\text{RAS}}$  can be decoded for chip selection. If both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are decoded, then a two dimensional (X,Y) chip select array can be realized.

**Extended Page Boundary** — Page-mode operation allows for successive memory cycles at multiple column locations of the same row address. By decoding  $\overline{\text{CAS}}$  as a page cycle select signal, the page boundary can be extended beyond the 128 column locations in a single chip. (See page-mode operation).

## OUTPUT INTERFACE CHARACTERISTICS

The three state data output buffer presents the data output pin with a low impedance to  $V_{CC}$  for a logic 1 and a low impedance to  $V_{SS}$  for a logic 0. The effective resistance to  $V_{CC}$  (logic 1 state) is  $420\ \Omega$  maximum and  $135\ \Omega$  typically. The resistance to  $V_{SS}$  (logic 0 state) is  $95\ \Omega$  maximum and  $35\ \Omega$  typically. The separate  $V_{CC}$  pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery standby operation, the  $V_{CC}$  pin may have power removed without affecting the MK 4332 refresh operation. This allows all system logic except the  $\overline{\text{RAS}}$  timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

## PAGE MODE OPERATION

The "Page Mode" feature of the MK 4332 allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the  $\overline{\text{RAS}}$  signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "page-mode" of operation will not dissipate the power associated with the negative going edge of  $\overline{\text{RAS}}$ . Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times.

The page boundary of a single MK 4116 is limited to the 128 column locations determined by all combinations of the 7 column address bits. However, the page boundary of the MK4332 can be extended by using  $\overline{\text{CAS}}$  rather than  $\overline{\text{RAS}}$  as the chip select signal.  $\overline{\text{RAS}}$  is applied to all devices to latch the row address into each device and then  $\overline{\text{CAS}}$  is decoded and serves as a page cycle select signal. Only those devices which receive both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  signals will execute a read or write cycle.

## REFRESH

Refresh of the MK4116 is accomplished by performing a memory cycle at each of the 128 row addresses within each 2 millisecond time interval. Each MK4116 in the MK4332 Assembly must receive all 128 refresh cycles within the 2ms time interval in order to completely refresh all 32,768 memory cells.

Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with " $\overline{\text{RAS}}$ -only" cycles.  $\overline{\text{RAS}}$ -only refresh results in a substantial reduction in operating power. This reduction in power is reflected in the  $\text{IDD3}$  specification.

## POWER CONSIDERATIONS


Most of the circuitry used in the MK 4332 is dynamic and most of the power drawn is the result of an address strobe edge. Consequently, the dynamic power is primarily a function of operating frequency rather than active duty cycle (refer to the MK 4116 current waveforms in figure 5). This current characteristic of the MK 4332 precludes inadvertent burn out of the device in the event that the clock inputs become shorted to ground due to system malfunction.

Although no particular power supply noise restriction exists other than the supply voltages remain within the specified tolerance limits, adequate decoupling should be provided to suppress high frequency noise resulting from the transient current of the device. This insures optimum system performance and reliability. Bulk capacitance requirements are minimal since the MK 4332 draws very little steady state (DC) current.

In system applications requiring lower power dissipation, the operating frequency (cycle rate) of the MK 4332 can be reduced and the (guaranteed maximum) average power dissipation of the device will be lowered in accordance with the  $\text{IDD1}$  (max) spec limit curve illustrated in figure 2. NOTE: The MK 4332 family is guaranteed to have a maximum  $\text{IDD1}$  requirement of  $36.5\text{mA}$  @  $375\text{ns}$  cycle with an ambient temperature range from  $0^\circ$  to  $70^\circ\text{C}$ . A lower operating frequency, for example 1 microsecond cycle, results in a reduced maximum  $\text{IDD1}$  requirement of under  $20\text{mA}$  with an ambient temperature range from  $0^\circ$  to  $70^\circ\text{C}$ .

NOTE: Additional power supply tolerance has been included on the  $V_{BB}$  supply to allow direct interface capability with both  $-5\text{V}$  systems  $-5.2\text{V}$  ECL systems.

Fig. 5 Typical Current Waveforms for the MK 4116



DYNAMIC RAMS

Although  $\overline{\text{RAS}}$  and/or  $\overline{\text{CAS}}$  can be decoded and used as a chip select signal for the MK 4116, overall system power is minimized if the Row Address Strobe ( $\overline{\text{RAS}}$ ) is used for this purpose. All unselected devices (those which do not receive a  $\overline{\text{RAS}}$ ) will remain in a low power (standby) mode regardless of the state of  $\overline{\text{CAS}}$ .

#### POWER UP

The MK 4332 requires no particular power supply sequencing so long as the Absolute Maximum Rating Conditions are observed. However, in order to insure compliance with the Absolute Maximum Ratings, MOSTEK recommends sequencing of power supplies













such that  $V_{\text{BB}}$  is applied first and removed last.  $V_{\text{BB}}$  should never be more positive than  $V_{\text{SS}}$  when power is applied to  $V_{\text{DD}}$ .

Under system failure conditions in which one or more supplies exceed the specified limits significant additional margin against catastrophic device failure may be achieved by forcing  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  to the inactive state (high level).

After power is applied to the device, the MK 4332 requires several cycles before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose. Each MK 4116 device must receive the 8 initialization cycles.

---

# TYPICAL CHARACTERISTICS OF THE MK 4116



DYNAMIC RAMS

